And finally, simulation results and verification by hardware test in FPGA show that the design of the IP core is valid and the proposed optimization strategy to reduce the memory is effective.
Previously, the sound hardware test wizard did not complete because an error occurred.
Tests need to be rerun because actual hardware used in production is different than hardware tested.
You may encouter the error if you run the sound hardware test wizard again.
